


PAGE INDEX:


- 01_BLOCK_DIAGRAM
- 02_CLOCK_BLOCK_DIAGRAM
- 03_CPU(1/5)_HT/FAN/THERMAL_SENS
- 04_CPU(2/5)_DDR_I/F
- 05_CPU(3/5)_CONTROL_DEBUG
- 06_CPU(4&5/5)_POWER/GND
- 07_DDR_SO-DIMMX2
- 08_DDR_TERMINATIONS
- 09_CK804(1/7)_HT/CPU_IF
- 10_CK804(2/7)_PCIE
- 11_CK804(3/7)_PCI/LPC
- 12_CK804(4/7)_SATA/PATA/XTAL-IN
- 13_CK804(5/7)_USB/MAC/AC97/RTC/SMB
- 14_CK804(6&7/7)_POWER/GND
- 15_CK804_STRAPPING/CAP
- 16_PCIE_ROUTING_ILLUSTRATION
- 17_CONN_SLI-SELECTOR_CARD
- 18_MXM_MASTER/PCIE_x16&8LANES
- 19_MXM_SLAVE_PCIE_x8LANES/FAN
- 20_LCD/TV/LCD_INVERTER
- 21_CRT/DVI/PATA_ODD
- 22_USB/INDICATOR/PWR_SW
- 23_R5C832(1/2)_PCI_I/F_1394
- 24_R5C832(2/2)_FLASH_MEDIA
- 25_MINIPCI(WLAN)
- 26_MINIPCI(TV-TUNER)
- 27_BIOS-4Mb/CONN_MDC
- 28_KBC_H8S2110B/INT_KB
- 29_CONN_EXPRESS/AUDIO/TPM
- 30_SUSPEND_PWR/POWERGOOD
- 31_VCORE
- 32_CHARGER/AC_IN/DC_IN
- 33_3VSTBY/5V/-12V
- 34_1.5V/1.2VS
- 35_2.5V/1.25V
- 36_SCREW/FID
- 37_HISTORY





W830DAx Power Source Explain
VS: Exist in S0,S1
V : Exist in S0,S1,S3
STBY: Exist in S0,S1,S3,S4,S5

CK804-SLI:
 USB0C0# control :USB2/3
 USB0C1# control :USB4/5
 USB0C2# control :USB6/7
 USB0C3# control :USB0/1
 USB0C4# control :USB8/9


W830DAx:
USB2/3 and OC0# LINK TO EXPRESS BOARD
USB4 LINK TO EXPRESS CARD ,USB5 and OC1# LINK TO MB
USB6 and OC2# LINK TO Audio Board ,USB7 NC
USB0 LINK TO BlueTooth ,USB1 NC
USB8 LINK TO Web Camera ,USB9 NC



NOTE: DMT 12/13 Modified
W830DAx FOR CPU: G781-1P8F MSOP8 ID=9Ah Footprint=SOIC8-25P6X190 10-000781-990G
W830DAx FOR GPU: G781P8F MSOP8 ID=98h Footprint=SOIC8-25P6X190 10-007818-820G
2ND SOURCE ADM1032 ID=98h Footprint=SOIC8-25P6X234 10-001032-9900 ;



THE THERMAL AND FAN CONTROL MODIFY ADVICE FROM H8 JACK 0822




HT Group 0: L0_CTLIN_H0/L0; L0_CADIN_H0/L0 L0_CADIN_H7/L7.	HT Group 1: L0_CTLIN_H1/L1; L0_CADIN_H8/L8 L0_CADIN_H15/L15.	HT Group 2: L0_CTLOUT_H0/L0; L0_CADOUT_H0/L0 L0_CADOUT_H7/L7.	HT Group 3: L0_CTLOUT_H1/L1; L0_CADOUT_H8/L8 L0_CADOUT_H15/L15.
---	---	--	--

Arima ARIMA COMPUTER CORP.

Project Name: W830DAx Title: CPU(1/5)_HT/FAN/THERMAL_SENS


Size: B Document Number: 40GAB0400-D000 Rev: D

Date: Friday, April 14, 2006 Sheet: 3 of 37




LAYOUT:

Place these resistors closer to the CPU




LAYOUT:

Place on the bottom of the board within 1000mil to CPU, Minimum 34 Ohm. #24665 P108




LAYOUT:

Place close to DDR SO-DIMM






LAYOUT:


Place close to CPU









Arima		ARIMA COMPUTER CORP.	
Project Name : W830DAx		Title : CPU(2/5)_DDR_INTERFACE	
Size :	Document Number :	40GAB0400-D000	Rev : D
Custom	Date : Friday, April 14, 2006	Sheet : 4	of 37



CPU500D										CPU500E									
L7	VDDI01	E4	VSS1	AB21	VSS3	L28	VSS34	R28	VSS4	VSS1	AB21	VSS3	L28	VSS34	R28	VSS4	VSS1	AB21	VSS3
AC15	VDDI02	J4	VSS2	W22	VSS5	W28	VSS6	W28	VSS5	AC15	VDDI02	J4	VSS2	W22	VSS5	W28	VSS6	W28	VSS5
H18	VDDI03	L4	VSS3	AG25	VSS8	AG27	VSS9	AG27	VSS8	H18	VDDI03	L4	VSS3	AG25	VSS8	AG27	VSS9	AG27	VSS8
B20	VDDI04	N4	VSS4	AG27	VSS9	D2	VSS10	D2	VSS10	B20	VDDI04	N4	VSS4	AG27	VSS9	D2	VSS10	D2	VSS10
E21	VDDI05	U4	VSS5	AF2	VSS11	W6	VSS12	W6	VSS12	E21	VDDI05	U4	VSS5	AF2	VSS11	W6	VSS12	W6	VSS12
H22	VDDI06	AA4	VSS6	Y7	VSS13	AA8	VSS14	AA8	VSS13	H22	VDDI06	AA4	VSS6	Y7	VSS13	AA8	VSS14	AA8	VSS13
H24	VDDI07	AC4	VSS7	AB9	VSS15	AB9	VSS16	AB9	VSS15	H24	VDDI07	AC4	VSS7	AB9	VSS15	AB9	VSS16	AB9	VSS15
F26	VDDI08	AD4	VSS8	AA10	VSS17	AA10	VSS18	AA10	VSS17	F26	VDDI08	AD4	VSS8	AA10	VSS17	AA10	VSS18	AA10	VSS17
N7	VDDI09	AE4	VSS9	AB11	VSS19	AB11	VSS20	AB11	VSS19	N7	VDDI09	AE4	VSS9	AB11	VSS19	AB11	VSS20	AB11	VSS19
V10	VDDI10	AF4	VSS10	AB12	VSS21	AB12	VSS22	AB12	VSS21	V10	VDDI10	AF4	VSS10	AB12	VSS21	AB12	VSS22	AB12	VSS21
G13	VDDI11	AG4	VSS11	AB13	VSS23	AB13	VSS24	AB13	VSS23	G13	VDDI11	AG4	VSS11	AB13	VSS23	AB13	VSS24	AB13	VSS23
K14	VDDI12	AH4	VSS12	AB14	VSS25	AB14	VSS26	AB14	VSS25	K14	VDDI12	AH4	VSS12	AB14	VSS25	AB14	VSS26	AB14	VSS25
Y14	VDDI13	AI4	VSS13	AB15	VSS27	AB15	VSS28	AB15	VSS27	Y14	VDDI13	AI4	VSS13	AB15	VSS27	AB15	VSS28	AB15	VSS27
AB14	VDDI14	AL4	VSS14	AB16	VSS29	AB16	VSS30	AB16	VSS29	AB14	VDDI14	AL4	VSS14	AB16	VSS29	AB16	VSS30	AB16	VSS29
G15	VDDI15	AM4	VSS15	AB17	VSS31	AB17	VSS32	AB17	VSS31	G15	VDDI15	AM4	VSS15	AB17	VSS31	AB17	VSS32	AB17	VSS31
J15	VDDI16	AN4	VSS16	AB18	VSS33	AB18	VSS34	AB18	VSS33	J15	VDDI16	AN4	VSS16	AB18	VSS33	AB18	VSS34	AB18	VSS33
AA15	VDDI17	AO4	VSS17	AB19	VSS35	AB19	VSS36	AB19	VSS35	AA15	VDDI17	AO4	VSS17	AB19	VSS35	AB19	VSS36	AB19	VSS35
H16	VDDI18	AP4	VSS18	AB20	VSS37	AB20	VSS38	AB20	VSS37	H16	VDDI18	AP4	VSS18	AB20	VSS37	AB20	VSS38	AB20	VSS37
K18	VDDI19	AQ4	VSS19	AB21	VSS39	AB21	VSS40	AB21	VSS39	K18	VDDI19	AQ4	VSS19	AB21	VSS39	AB21	VSS40	AB21	VSS39
V16	VDDI20	AR4	VSS20	AB22	VSS41	AB22	VSS42	AB22	VSS41	V16	VDDI20	AR4	VSS20	AB22	VSS41	AB22	VSS42	AB22	VSS41
AB16	VDDI21	AS4	VSS21	AB23	VSS43	AB23	VSS44	AB23	VSS43	AB16	VDDI21	AS4	VSS21	AB23	VSS43	AB23	VSS44	AB23	VSS43
G17	VDDI22	AT4	VSS22	AB24	VSS45	AB24	VSS46	AB24	VSS45	G17	VDDI22	AT4	VSS22	AB24	VSS45	AB24	VSS46	AB24	VSS45
J17	VDDI23	AV4	VSS23	AB25	VSS47	AB25	VSS48	AB25	VSS47	J17	VDDI23	AV4	VSS23	AB25	VSS47	AB25	VSS48	AB25	VSS47
AC17	VDDI24	AW4	VSS24	AB26	VSS49	AB26	VSS50	AB26	VSS49	AC17	VDDI24	AW4	VSS24	AB26	VSS49	AB26	VSS50	AB26	VSS49
AE17	VDDI25	AX4	VSS25	AB27	VSS51	AB27	VSS52	AB27	VSS51	AE17	VDDI25	AX4	VSS25	AB27	VSS51	AB27	VSS52	AB27	VSS51
F18	VDDI26	AY4	VSS26	AB28	VSS53	AB28	VSS54	AB28	VSS53	F18	VDDI26	AY4	VSS26	AB28	VSS53	AB28	VSS54	AB28	VSS53
K18	VDDI27	AZ4	VSS27	AB29	VSS55	AB29	VSS56	AB29	VSS55	K18	VDDI27	AZ4	VSS27	AB29	VSS55	AB29	VSS56	AB29	VSS55
Y18	VDDI28	BA4	VSS28	AB30	VSS57	AB30	VSS58	AB30	VSS57	Y18	VDDI28	BA4	VSS28	AB30	VSS57	AB30	VSS58	AB30	VSS57
AB18	VDDI29	BB4	VSS29	AB31	VSS59	AB31	VSS60	AB31	VSS59	AB18	VDDI29	BB4	VSS29	AB31	VSS59	AB31	VSS60	AB31	VSS59
AD18	VDDI30	BC4	VSS30	AB32	VSS61	AB32	VSS62	AB32	VSS61	AD18	VDDI30	BC4	VSS30	AB32	VSS61	AB32	VSS62	AB32	VSS61
AG19	VDDI31	BD4	VSS31	AB33	VSS63	AB33	VSS64	AB33	VSS63	AG19	VDDI31	BD4	VSS31	AB33	VSS63	AB33	VSS64	AB33	VSS63
E19	VDDI32	BE4	VSS32	AB34	VSS65	AB34	VSS66	AB34	VSS65	E19	VDDI32	BE4	VSS32	AB34	VSS65	AB34	VSS66	AB34	VSS65
G19	VDDI33	BF4	VSS33	AB35	VSS67	AB35	VSS68	AB35	VSS67	G19	VDDI33	BF4	VSS33	AB35	VSS67	AB35	VSS68	AB35	VSS67
AC19	VDDI34	BG4	VSS34	AB36	VSS69	AB36	VSS70	AB36	VSS69	AC19	VDDI34	BG4	VSS34	AB36	VSS69	AB36	VSS70	AB36	VSS69
AA19	VDDI35	BH4	VSS35	AB37	VSS71	AB37	VSS72	AB37	VSS71	AA19	VDDI35	BH4	VSS35	AB37	VSS71	AB37	VSS72	AB37	VSS71
J19	VDDI36	BI4	VSS36	AB38	VSS73	AB38	VSS74	AB38	VSS73	J19	VDDI36	BI4	VSS36	AB38	VSS73	AB38	VSS74	AB38	VSS73
F20	VDDI37	BJ4	VSS37	AB39	VSS75	AB39	VSS76	AB39	VSS75	F20	VDDI37	BJ4	VSS37	AB39	VSS75	AB39	VSS76	AB39	VSS75
H20	VDDI38	BK4	VSS38	AB40	VSS77	AB40	VSS78	AB40	VSS77	H20	VDDI38	BK4	VSS38	AB40	VSS77	AB40	VSS78	AB40	VSS77
K20	VDDI39	BL4	VSS39	AB41	VSS79	AB41	VSS80	AB41	VSS79	K20	VDDI39	BL4	VSS39	AB41	VSS79	AB41	VSS80	AB41	VSS79
V20	VDDI40	BM4	VSS40	AB42	VSS81	AB42	VSS82	AB42	VSS81	V20	VDDI40	BM4	VSS40	AB42	VSS81	AB42	VSS82	AB42	VSS81
AD20	VDDI41	BN4	VSS41	AB43	VSS83	AB43	VSS84	AB43	VSS83	AD20	VDDI41	BN4	VSS41	AB43	VSS83	AB43	VSS84	AB43	VSS83
G21	VDDI42	BO4	VSS42	AB44	VSS85	AB44	VSS86	AB44	VSS85	G21	VDDI42	BO4	VSS42	AB44	VSS85	AB44	VSS86	AB44	VSS85
J21	VDDI43	BP4	VSS43	AB45	VSS87	AB45	VSS88	AB45	VSS87	J21	VDDI43	BP4	VSS43	AB45	VSS87	AB45	VSS88	AB45	VSS87
N21	VDDI44	BQ4	VSS44	AB46	VSS89	AB46	VSS90	AB46	VSS89	N21	VDDI44	BQ4	VSS44	AB46	VSS89	AB46	VSS90	AB46	VSS89
R21	VDDI45	BR4	VSS45	AB47	VSS91	AB47	VSS92	AB47	VSS91	R21	VDDI45	BR4	VSS45	AB47	VSS91	AB47	VSS92	AB47	VSS91
U21	VDDI46	BS4	VSS46	AB48	VSS93	AB48	VSS94	AB48	VSS93	U21	VDDI46	BS4	VSS46	AB48	VSS93	AB48	VSS94	AB48	VSS93
W21	VDDI47	BT4	VSS47	AB49	VSS95	AB49	VSS96	AB49	VSS95	W21	VDDI47	BT4	VSS47	AB49	VSS95	AB49	VSS96	AB49	VSS95
AC21	VDDI48	BU4	VSS48	AB50	VSS97	AB50	VSS98	AB50	VSS97	AC21	VDDI48	BU4	VSS48	AB50	VSS97	AB50	VSS98	AB50	VSS97
F22	VDDI49	BV4	VSS49	AB51	VSS99	AB51	VSS100	AB51	VSS99	F22	VDDI49	BV4	VSS49	AB51	VSS99	AB51	VSS100	AB51	VSS99
V22	VDDI50	BW4	VSS50	AB52	VSS101	AB52	VSS102	AB52	VSS101	V22	VDDI50	BW4	VSS50	AB52	VSS101	AB52	VSS102	AB52	VSS101
K22	VDDI51	BX4	VSS51	AB53	VSS103	AB53	VSS104	AB53	VSS103	K22	VDDI51	BX4	VSS51	AB53	VSS103	AB53	VSS104	AB53	VSS103
M22	VDDI52	BY4	VSS52	AB54	VSS105	AB54	VSS106	AB54	VSS105	M22	VDDI52	BY4	VSS52	AB54	VSS105	AB54	VSS106	AB54	VSS105
V22	VDDI53	BZ4	VSS53	AB55	VSS107	AB55	VSS108	AB55	VSS107	V22	VDDI53	BZ4	VSS53	AB55	VSS107	AB55	VSS108	AB55	VSS107
Y22	VDDI54	CA4	VSS54	AB56	VSS109	AB56	VSS110	AB56	VSS109	Y22	VDDI54	CA4	VSS54	AB56	VSS109	AB56	VSS110	AB56	VSS109
AB22	VDDI55	CC4	VSS55	AB57	VSS111	AB57	VSS112	AB57	VSS111	AB22	VDDI55	CC4	VSS55	AB57	VSS111	AB57	VSS112	AB57	VSS111
AD22	VDDI56	CD4	VSS56	AB58	VSS113	AB58	VSS114	AB58	VSS113	AD22	VDDI56	CD4	VSS56	AB58	VSS113	AB58	VSS114	AB58	VSS113
E23	VDDI57	CE4	VSS57	AB59	VSS115	AB59	VSS116	AB59	VSS115	E23	VDDI57	CE4	VSS57	AB59	VSS115	AB59	VSS116	AB59	VSS115
V23	VDDI58	CF4	VSS58	AB60	VSS117	AB60	VSS118	AB60	VSS117	V23	VDDI58	CF4	VSS58	AB60	VSS117	AB60	VSS118	AB60	VSS117
K23	VDDI59	CG4	VSS59	AB61	VSS119	AB61	VSS120	AB61	VSS119	K23	VDDI59	CG4	VSS59	AB61	VSS119	AB61	VSS120	AB61	VSS119
U23	VDDI60	CH4	VSS60	AB62	VSS121	AB62	VSS122	AB62	VSS121	U23	VDDI60	CH4	VSS60	AB62	VSS121	AB62	VSS122	AB62	VSS121
W23	VDDI61	CI4	VSS61	AB63	VSS123	AB63	VSS124	AB63	VSS123	W23	VDDI61	CI4	VSS61	AB63	VSS123	AB63	VSS124	AB63	VSS123
AA23	VDDI62	CJ4	VSS62	AB64	VSS125	AB64	VSS126	AB64	VSS125	AA23	VDDI62	CJ4	VSS62	AB64	VSS125	AB64	VSS126	AB64	VSS125
AC23	VDDI63	CK4	VSS63	AB65	VSS127	AB65	VSS128	AB65	VSS127	AC23	VDDI63	CK4	VSS63	AB65	VSS127	AB65	VSS128	AB65	VSS127
AD24	VDDI64	CL4	VSS64	AB66	VSS129	AB66	VSS130	AB66	VSS129	AD24	VDDI64	CL4	VSS64	AB66	VSS129	AB66	VSS130	AB66	VSS129
F24	VDDI65	CM4	VSS65	AB67	VSS131	AB67	VSS132	AB67	VSS131	F24	VDDI65	CM4	VSS65	AB67	VSS131	AB67	VSS132	AB67	VSS131
K24	VDDI66	CN4	VSS66	AB68	VSS133	AB68	VSS134	AB68	VSS133	K24	VDDI66	CN4	VSS66	AB68	VSS133	AB68	VSS134	AB68	VSS133
V24	VDDI67	CO4	VSS67	AB69	VSS135	AB69	VSS136	AB69	VSS135	V24	VDDI67	CO4	VSS67	AB69	VSS135	AB69	VSS136	AB69	VSS135
Y24	VDDI68	CP4	VSS68	AB70	VSS137	AB70	VSS138	AB70	VSS137	Y24	VDDI68	CP4	VSS68	AB70	VSS137	AB70	VSS138	AB70	VSS137
AB24	VDDI69	CQ4	VSS69	AB71	VSS139	AB71	VSS140	AB71	VSS139	AB24	VDDI69	CQ4	VSS69	AB71	VSS139	AB71	VSS140	AB71	VSS139
AD24	VDDI70	CR4	VSS70	AB72	VSS141	AB72	VSS142	AB72	VSS141	AD24	VDDI70	CR4	VSS70	AB72	VSS141	AB72	VSS142	AB72	VSS141
F24	VDDI71	CS4	VSS71	AB73	VSS143	AB73	VSS144	AB73	VSS143	F24	VDDI71	CS4	VSS71	AB73	VSS143	AB73	VSS144	AB73	VSS143
K24	VDDI72	CT4	VSS72	AB74	VSS145	AB74	VSS146	AB74	VSS145	K24	VDDI72	CT4	VSS72	AB74	VSS145	AB74	VSS146	AB74	VSS145
V24	VDDI73	CU4	VSS73	AB75	VSS147	AB75	VSS148	AB75	VSS147	V24	VDDI73	CU4	VSS73	AB75	VSS147	AB75	VSS148	AB75	VSS147
Y24	VDDI74	CV4	VSS74	AB76	VSS149	AB76	VSS150	AB76	VSS149	Y24	VDDI74	CV4	VSS74	AB76	VSS149	AB76	VSS150	AB76	VSS149
AB24																			






NOTE:
Dual Address Bus,
needless the 10ohm series
for MCKEA/MCKEB.
(from AMD check list, Jason)

From CPU
4.7 MAA[0:13] >>> MAA[0:13]
4.7 MAB[0:13] >>> MAB[0:13]
4 MD[0:63] <<< MD[0:63]
4 MDQS[0:7] <<< MDQS[0:7]
4 MDM[0:7] <<< MDM[0:7]
4 MCS[0:3] <<< MCS[0:3]


To DIMM
MRD[0:63] >>> MRD[0:63] 7
MRDQS[0:7] >>> MRDQS[0:7] 7
MRDM[0:7] >>> MRDM[0:7] 7

LAYOUT: Place a cap every 1 in. on 1.25V




LAYOUT: Place one 1210 10uF capacitor on each end of the 1.25V island.

LAYOUT: Locate close to CPU socket.





LAYOUT: Close to DDR DIMM.


Jason 0920 modify



DDR Parallel Terminator 0.1uF_0402 Cap, each RP group need place 2 pcs caps



LAYOUT: Place on backside, evenly spaced around 1.25V fill.



SMT find C192,C193,C197,C155 BOM 31-101027-980G size 0603 .PCB footprint 0402 2006/02/19 correct BOM to 0402 31-101027-940G this bug wrong since Ver A.Jason

LAYOUT: Add 100pF and 1000pF on 1.25V fill near Clawhammer and near DIMMs (both sides).


Arima		ARIMA COMPUTER CORP.	
Project Name : W830Dax		Title : DDR_TERMINATIONS	
Size : Custom	Document Number : 40GAB0400-D000		Rev : D
Date: Monday, April 03, 2006		Sheet : 8	of 37

NOTE:
LDTSTOP#: ball N22
HT stop control,function
1-for power management.
2-changing HT link width and frequency.
AMD Functional Data Sheet,
754 Pin Package 31410 p57

NOTE
HT_RXCLK0+ for HT_RXD+[-7..0], and HT_RXCTL.
HT_RXCLK1+ for HT_RXD+[-15..8].

NOTE
HT_VLD no PU request in check-list,but
CRB p37 can link to 3.3V_Dual.

NOTE
CPU_VLD request PU 10k to 3.3V on
power side in check-list,



NOTE:
CPU clock 200MHz

NOTE:
CPU_CLK_66 unuse leave NC,
SSC clk for EMI



LAYOUT:
549_1% close to CK804.

LAYOUT:
BEAD within
1200mil of
CrushK8-04.

LAYOUT:
BEAD within
1200mil of
CrushK8-04.


Arima		ARIMA COMPUTER CORP.	
Project Name : W830Dax		Title : CK804(1/7)_HT/CPU_IF	
Size : B	Document Number : 40GAB0400-D000	Rev : D	
Date: Monday, April 03, 2006		Sheet : 9	of 37

NOTE:
PCIE TX+/-RX+- 0-7:CONNECT TO MXM MASTER DIRECTLY.
PCIE TX+/-RX+- 8-15:CONNECT TO NV-SLI SELECTOR
THEN CONNECT TO MXM SLAVE OR MASTER.
DG page20, page107 Table50






29 PCIE_WAKE#

LAYOUT:
BEAD within
1200mil of
CrushK8-04.






LAYOUT:
BEAD within
1200mil of
CrushK8-04.



CrushK8-04
PBGA740
IC NF4-SLI-N-A3 MEDIA PROCESSOR PBGA-740
10-500004-870G

nVidia
CrushK8-04 SLI
2 of 7



CrushK8-04
PBGA740
IC NF4-SLI-N-A3 MEDIA PROCESSOR PBGA-740
10-500004-870G

0920 MODIFY JASON

NOTE:
MXM side:
TX AC couple 0.1uF mounted on the MXM already.
MB side:
TX AC couple 0.1uF mounted on MB close to
CK8-04.

LAYOUT:
PCIE max Length 12000mils.
DG p20

LAYOUT:
33ohm , 40.2ohm within 3000mil to CK804
DG p21


LAYOUT:
499ohm_1% within
1200mil of CrushK8-04.

LAYOUT:
BEAD within
1200mil of
CrushK8-04.


NOTE:
from 137ohm/549ohm to
499ohm modify by
DA-01412-001-v05

Arima		ARIMA COMPUTER CORP.	
Project Name : W830DAx		Title : CK804(2/7)_PCIE	
Size :	Document Number :	40GAB0400-D000	Rev : D
Custom	Date : Monday, April 03, 2006	Sheet : 10	of 37

nVidia strongly Recommend
change back to 8.2Kohm.0822
Jason




23,25,26 PCI-AD[31..0]



U504C

nVidia
CrushK8-04 SLI
3 of 7



NOTE:
No require PU for PCI_GNT[0:4].
Also confirmed from Ader 0905 .
REG3#/4# No Use , should PU.
GNT3 No Use just NC,no more PU,PD.
Design Guide DG-01185-001-V01.3
page81



MODIFIED 0923 JASON

LAYOUT: 33ohm series resistor close to CK8-04

CrushK8-04
PBGA740
10-500004-870G
IC NF4-SLI-N-A3 MEDIA PROCESSOR PBGA-740

PCI I/F





LPC I/F



NOTE:
Design Guide DG-01185-001-V01.3
page44--
PCI_CLK5 is a dedicated feedback clock
connected to PCI_CLKFB,the PCI_CLKFB
should be series terminated and routed
with 50mil sapcing from other clocks..

NOTE:
LPC_PWRDN# Leave NC.
(CK804 check list)

NOTE:
DG-01185-001_v01.3
10 pF cap site to GND,
but CheckList use
22pF NC



LAYOUT: DG p39
22ohm ,33ohm series resistor within 500 mil of CrushK8-04.

Arima		ARIMA COMPUTER CORP.	
Project Name :	W830Dax	Title :	CK804(3/7)_PC/LPC
Size :	Document Number :	40GAB0400-D000	Rev :
Custom			D
Date :	Monday, April 03, 2006	Sheet :	11 of 37

NOTE: DG page 11
Single-End :
RGMII/SATA= 50ohm+-10%
USB= 45ohm+-10%
Others= 60ohm+-10%
Differential :
PCI-E/HT= 100ohm+-10%
SATA= 100ohm+-10%
USB= 90ohm+-10%

NOTE:
CK804 Power Sequence on
DG p67

NOTE:
Daesign Guide DG-01185-001_V0113
Page 26::
Unused TXN/P, REFERCLKN/P, ATEST,
TSTN/P leave NC.
Unused RXN/P pull down 10k to GND.

NOTE:
default SP_REFCLK for SATA 2
PHY is generated internally by
nForce4 SLI.
If the internal clock is used, then
these pins should be left
floating.


LAYOUT:
SATA2 signals TX and RX AC coupling
capacitors on connector side.
Length < 8 inch
DataSheet DS-015019-001_V0114 p25

LAYOUT:
SP_TERM/P--SATA Calibration,
place 2.49Kohm within 500mil of
CK804.


LAYOUT:
BEAD within
1200mil of
CrushK8-04.

29 SATA_TXP0_C << SATA_TXP0_C AK9
29 SATA_TXN0_C << SATA_TXN0_C AJ9
29 SATA_RXN0_C << SATA_RXN0_C AJ10
29 SATA_RXP0_C << SATA_RXP0_C AH10

29 SATA_TXP1_C << SATA_TXP1_C AJ11
29 SATA_TXN1_C << SATA_TXN1_C AH11
29 SATA_RXN1_C << SATA_RXN1_C AG11
29 SATA_RXP1_C << SATA_RXP1_C AH12






PAD33 1 AD14
PAD36 1 AE14
PAD34 1 AF14
PAD37 1 AG14
PAD35 1 AF13
SP_TERM/P AC14
SP_TERM/P AB14



LAYOUT:
BEAD within
1200mil of
CrushK8-04.

LAYOUT:
BEAD within
1200mil of
CrushK8-04.



It use RGMII to fix signal quality issues on both the transmit and receive signals, the values for the series termination resistors on TX and RX lines Nvidia CRB is changed to 22ohm .Rework Instruction DA-01412-001_v05

NOTE: **USB**

CK804-SLI:	W830Dax:
USB0C0# control :USB2/3	USB2/3 and OC0# link to Express board
USB0C1# control :USB4/5	USB4 link to Express Card, USB5 and OC1# link to MB
USB0C2# control :USB6/7	USB6 and OC2# link to Audio, USB7 link to Panel LEDs Ver C
USB0C3# control :USB0/1	USB0 link to BlueTooth ,USB1 NC
USB0C4# control :USB8/9	USB8 LINK TO Web Camera ,USB9 NC

NOTE:
AC_SDATA_IN0 For Audio Codec
AC_SDATA_IN1 For Modem Codec
If unused , 10K PD both. DG p84

NOTE:

ACZ_SDATA_OUT =Strapping PE_REFCLK_IN Internal Termination

ACZ_SYNC =Strapping Slave-Mode Function Select


ACZ_SYNC =Strapping Slave-Mode Function Select


SPDIF0_STRAP =Strapping BUF_SIO_CLK Select

SPDIF1_STRAP =Strapping PEX_REFCLK Select


NOTE:
SUS_STAT# : CPU POWER
MANAGEMENT STATE

CE85205-02001
9-815002-050G
N-85205-0200







PE_REFCLK_IN
Common Mode Level Select
Common mode above VDD/2:8.2K;
pull-up to 3.3V
Common mode below VDD/2:8.2K;
pull-down to GND (default)




PE_REFCLK_IN Internal Termination
Enable: 10 K pull-up to 3.3V (default)
Disable: 10 K pull-down to GND




Slave-Mode Function Select
Reserved: 10 K pull-up to 3.3V
Normal: 10 K pull-down to GND (default)




Network Interface
RGMII: 10 K pull-up to 3.3V_DUAL
MII: 10 K pull-down to GND




Boot mode select Strapping
0 = User Mode Boot Init table (TCO timer enabled)
1 = Safe Mode Boot Init table (TCO timer disabled)(Default)




BUF_SIO_CLK Select
24 MHz: 10 K pull-up to 3.3V
14.318 MHz: 10 K pull-down to GND
W830DAx NO SIO, The 14.318MHz For Audio 1980





PEX_REFCLK Select
External: 10 K pull-up to 3.3V
Internal: 10 K pull-down to GND (default)




PE_REFCLK_IN Frequency Select
Reserve: 8.2 K pull-up to 3.3V
Normal: 8.2 K pull-down to GND (default)
Note: This strapping option is only for A02/A01 silicon.
A03 and later do not have this option



11,23 PCI-GNT0#



EMI CROSS MOAT CAPACITORS




Arima Proprietary

Arima				ARIMA COMPUTER CORP.	
Project Name : W830DAx			Title : CK804_STRAPPING/CAP		
Size : B	Document Number : 40GAB0400-D000				Rev : D
Date: Monday, April 03, 2006				Sheet : 15 of 37	

PCI EXPRESS CROSSBAR SUMMARY TABLE


MXM NORMAL MODE				
Configuration 1	X16	X1	X1	X2
PRSNT#	PE0_PRSNT#	PE1_PRSNT#	PE2_PRSNT#	PE3_PRSNT#
REFCLK	PE0_REFCLK	PE1_REFCLK	PE2_REFCLK	PE3_REFCLK
LANE TX/RX	PE0_0-15	PE1	PE2	PE3-4
MXM SLI MODE				
Configuration 2	X8	X8	X2 (OR X1)	X2 (OR X1)
PRSNT#	PE0_PRSNT#	PE1_PRSNT#	PE2_PRSNT#	PE3_PRSNT#
REFCLK	PE0_REFCLK	PE1_REFCLK	PE2_REFCLK	PE3_REFCLK
LANE TX/RX	PE0_0-7	PE0_8-15	PE1-2 (PE1 FOR X1)	PE3-4 (PE3 FOR X1)


PCI EXPRESS SIGNAL ROUTING ILLUSTRATION



PCIE LANES			PRSRNT# strapping for GLAN			REFCLK strapping for GLAN and MXM SLAVE			SLI GPI strapping for BIOS Detect
PCIE LANES	NV SLI Selector Setting	RJ6-37 TYPE	Lanes for GLAN	PRSRNT#	RJ3 TYPE	CLK for GLAN	CLK for MXM SLAVE	RJ48-51 TYPE	RJ52 TYPE
PCIE ONE x 16LANES	MXM NORMAL MODE (Namely PCIE Config1)	0JA	Lanes PE1	PE1_PRSRNT#	0JA	PE1_REFCLK, PE1_REFCLK#	NONE	0JA	10KJA
PCIE TWO x 8LANES	MXM SLI MODE (Namely PCIE Config2)	0JB	Lanes PE1	PE2_PRSRNT#	0JB	PE2_REFCLK, PE2_REFCLK#	PE1_REFCLK#	0JB	10KJB

Above Table Refer To DG-01185-001_v01.3 02/22/05 Table 50. PCI Express Crossbar Summary Page107.



		ARIMA COMPUTER CORP.	
Project Name : W830Dax		Title : CONN_SLI-SELECTOR_CARD	
Size : B	Document Number : 40GAB0400-D000		Rev : D
Date: Monday, April 03, 2006		Sheet : 17 of 37	

DDCA for CRT
DDCB for DVI
DDCC for LVDS

W810 TV-OUT is 4-Pins,
No TV_CVBS

LAYOUT:
TX AC couple 0.1uF
within 400mil to
connector!
DG


LAYOUT:
TX AC couple 0.1uF within
400mil to connector!
DG

PIN163, 175, 181 from GND to IGP.
PIN169 from RSVD to AC/BATT#.




KEY

2005/8/18 confirmed from EDOM Johnson ,Ader:
CK804-SLI PRSNT# connect to MXM PRSNT1# and PRSNT2# together.
Inside the MXM, the PRSNT1# and PRSNT2# are tied to GND.
The DG said:Connect to PRSNT2# of slot (this is for desktop x16 PCIE slot,
in this slot, the PRSNT1# is connect to GND on MB, when card inserted,
the PRSNT2# will link to GND though PRSNT1# . the design method
different to MXM.)



nVIDIA & Arima W811 MXM design of TX/RX direction:





Project Name :		Title :	
W830DAx		MXM_MASTER/PCIE_x16&8LANES	
Size :	Document Number :	Rev :	
Custom	40GAB0400-D000	D	
Date :	Monday, April 03, 2006	Sheet :	18 of 37






2005/8/18 confirmed from EDOM Johnson ,Ader:
CK804-SLI PRSNT# connect to MXM PRSNT1# and PRSNT2# together.
Inside the MXM, the PRSNT1# and PRSNT2# are tied to GND.
The DG said:Connect to PRSNT2# of slot (this is for desktop x16 PCIE slot,
in this slot, the PRSNT1# is connect to GND on MB, when card inserted,
the PRSNT2# will link to GND though PRSNT1# . the design method
different to MXM.)





		ARIMA COMPUTER CORP.	
Project Name : W830DAx		Title : MXM_SLAVE_PCIE_x8LANES/FAN	
Size :	Document Number : 40GAB0400-D000		Rev : D
Custom	Date: Monday, April 03, 2006		Sheet: 19 of 37





LCD VDD




Connector For Inverter + Web Camera



Arima		ARIMA COMPUTER CORP.	
Project Name : W830DAx		Title : LCD/TV/LCD_INVERTER	
Size : Custom	Document Number : 40GAB0400-D000		Rev : D
Date: Monday, April 03, 2006		Sheet :	20 of 37



ODD CONNECTOR




LAYOUT:
All R and C close to
ODD Connector.

NOTE:
IDE-SD[7] PD 10K,
IDE-SIORDY PU 4.7K TO 3.3VS,
IRQ15 PD 10K,8.2K PU leave NA
IDE-SREQ PD 5.6K,
Above confirmed by Ader 0905

NOTE:
CK8-04 check list DA-01257-001_V09:
IDE I/F No external series termination needed.

DVI-CONNECTOR



Arima

ARIMA COMPUTER CORP.

Project Name : W830Dax		Title : DVI_CONN/ODD	
Size : Custom	Document Number : 40GAB0400-D000		Rev : D
Date: Monday, April 03, 2006		Sheet : 21 of 37	

Arima Proprietary

0929 correct from 5VS to 3.3VS

5VS

C454

0.1UF

R515 10K

U501

Vin

CE

GND

FAULT#

Vout

RT9702APB

10-009702-910G

5V_USB5

1A OUT

3.3VS

R395 10K

R399 47K

5VS

SBIOC_M

M47

2N7002

USB-OC1#

USB OC1# 13

0929 correct from 5VS to 3.3VS

5V

C235

0.1UF

R226

U17

Vin

CE

GND

FAULT#

Vout

RT9702APB

10-009702-910G

5V_USB6

1A OUT

3.3VS

R219 10K

R217 47K

5VS

SBIOC_MM

M28

2N7002

USB-OC2#

USB OC2# 13

13,28,29,30,33,34 SLP_S3#

ver B
EMI

68PF 1 C404 PWSW#

22PF 1 C403 MEP-CLK


68PF 1 C418 MEP-ACK




4.7PF 1 C406 MEP-DAT

68PF 1 C419 REED_2

C406 change to 4.7PF for MEP LED not turn off
when system S5 2006/2/6 jason

WWW.AliSaler.Com








R5C832 FLASH MEDIA & POWER

Arima		ARIMA COMPUTER CORP.	
Project Name : W830Dax		Title : R5C832 FLASH MEDIA & POWER	
Size : B	Document Number : 40GAB0400-D000	Rev : D	
Date: Monday, April 03, 2006		Sheet : 24	of 37

Mini PCI	Slot support	S1
----------	--------------	----

RF ON/OFF Control



NOTE: 3.3VAUX
AUX for wake up, but no
Mini PCI device use wake
up function. W830DAX
change to reserved ,and
link change from 3.3V to
3.3VS. 0923 Jason

Arima

ARIMA COMPUTER CORP.

Project Name :
W830DAx

Title : MINIPCI(WLAN)

Size :
B

Document Number :

40GAB0400-DO

Rev :
D

Date: Monday, April 03, 2006





Sheet :	25	of	37
---------	----	----	----

MINI-PCI SLOT

IDSEL : PCI-AD24

```
PCI INT : PCI-INTW#
          PCI-INTX#
PCI REQ : PCI-REQ2#
PCI GNT : PCI-GNT2#
DEVICE : #8
```

DG p45



ARIMA COMPUTER CORP.

Project Name : W830DAx	Title : MINIPCI(TV-TUNER)
---------------------------	------------------------------





Size : B	Document Number : 40GAB0400-D000
-------------	-------------------------------------

Rev : D


Date: Monday, April 03, 2006



Sheet : 26 of 37


MDC MODULE CONNECTOR












Arima		ARIMA COMPUTER CORP.	
Project Name : W830DAx		Title : BIOS-4Mb/CONN_MDC	
Size : B	Document Number : 40GAB0400-D000	Rev : D	
Date : Monday, April 03, 2006		Sheet : 27 of 37	







 <div style="float: right;">ARIMA COMPUTER CORP.</div>			
Project Name : W830DAx		Title : CONN_EXPRESS/AUDIO/TPM	
Size : B	Document Number : 40GAB0400-D000	Rev : D	
Date: Monday, April 03, 2006		Sheet :	29 of 37




Arima		ARIMA COMPUTER CORP.	
Project Name :	W830Dax	Title :	SUSPEND_PWR/POWERGOOD
Size :	Document Number :	40GAB0400-D000	Rev :
B			D
Date :	Monday, April 03, 2006	Sheet :	30 of 37



Arima		ARIMA COMPUTER CORP.	
Project Name :	W830Dax	Title :	VCORE
Size :	Document Number :	40GAB0400-D000	Rev :
Custom			D
Date : Wednesday, April 05, 2006	Sheet :	31	of 37








Arima

ARIMA COMPUTER CORP.

Project Name : W830DAx		Title : 3VSTBY/5V/-12V	
Size : Custom	Document Number : 40GAB0400-D000	Rev : D	
Date: Friday, April 14, 2006		Sheet: 33 of 37	





Single side PAD on Bottom side
MXM Card bracket use.
Ver B. change to PTH pin1 to GND
use ARIMA Footprint 1205







Single side PAD on Bottom side, PTH pin1 to GND
and all renamed .DVT ok but reference belone to TOP side
H30 to H513 ,H26 to H514 ,H31 to H517 ,H21 to H518,H17 to H519 ,H27 to H520 ,H14 to H515 ,H10 to H516
use ARIMA Footprint 1205

Two Side PAD for CPU supporter.
PTH pin1 to GND .

Two Side PAD.
PTH pin1 to GND .
use ARIMA Footprint 1205

Single side PAD on TOP side PTH pin1 to GND .
Ver B. change to PTH pin1 to GND
and all renamed .DVT ok but reference belone to Bottom side
H503 to H55 ,H507 to H51 ,H501 to H52 ,H506 to H53 ,H500 to H54.
use ARIMA Footprint 1205

Single side PAD on TOP side PTH pin1 to GND .
use ARIMA Footprint 1205
VerC change footprint same as H50








TOP side PAD
No change Footprint ,but
Top side can link to GND plate.



Rectangle Pad x 13 Location
Rectangle Pad6_4
Footprint=Pad236X157

Rectangle Pad x 12 Location
Rectangle Pad6_4
Footprint=Pad236X157

NOTE:
If Screw Footprint is xxGRxx , it
is mean has 衛星孔.



CIRCLE PAD 9mm x 8 Location
FOOTPRINT=PAD354



FID500 FIDUCIAL 本PIN不可接任何信號或電源 CAD-016 FIDUCIAL MARK 光學定位用	FID501 FIDUCIAL 本PIN不可接任何信號或電源 CAD-016 FIDUCIAL MARK 光學定位用
FID9 FIDUCIAL 本PIN不可接任何信號或電源 CAD-016 FIDUCIAL MARK 光學定位用	FID8 FIDUCIAL 本PIN不可接任何信號或電源 CAD-016 FIDUCIAL MARK 光學定位用
FID10 FIDUCIAL 本PIN不可接任何信號或電源 CAD-016 FIDUCIAL MARK 光學定位用	FID503 FIDUCIAL 本PIN不可接任何信號或電源 CAD-016 FIDUCIAL MARK 光學定位用
FID502 FIDUCIAL 本PIN不可接任何信號或電源 CAD-016 FIDUCIAL MARK 光學定位用	FID7 FIDUCIAL 本PIN不可接任何信號或電源 CAD-016 FIDUCIAL MARK 光學定位用

Arima Proprietary

Project Name : W830DAx		Title : SCREW/FID	
Size : Custom	Document Number : 40GAB0400-D000	Rev : D	
Date: Monday, April 03, 2006		Sheet: 36 of 37	

2006/03/07 C200,C100版差異02/20 SMT build C100,EE modify to C200 for lost
1.C406 change to N/A
2.R654, R646 change to 27k.
3.18-007002-910G MOSFET N-CH 2N7002-7-F 60V 115mA SOT-23
M43 M37 M18 M19 M20 M22 M36 M26 M35 M34 M33 M32 M27 M31 M30 M28 M16
M47 M48 M51 M52 M54 M55 M532 M530 M529 M528 M519 M518 M517 M516 M515
M514 M513 M509 M505 M502
4. 31-101027-940G CAP CERA CHIP 50V 1000pF K X7R 0402
C155,C192,C193,C197
5. Q500 change to 18-101036-920G TRANSISTOR 2SA1036KT146R SOT-346

2006/3/7 dsn0307
1.Rename 40-AB0400-C200 to 40GAB0400-D000
2006/3/7 dsn0307
1.Q500 change to 18-101036-920G
2.Q501 change to Footprint UMT-23
3.add R666, R667, R668, R669
4.Add USBP9,USBN9 to CN18.24,CN18.25

2006/3/8 dsn0308
1.del C349,C340,C336,J500,J7,CB538,CB543,CB546,CB549
2.CB548改成0.047uF,Footprint由0402 改成0603

2006/3/9 dsn0309
1.delete USBP9,USBN9

2006/3/9 dsn0310
1.

2006/3/13 dsn0313
1.Add R670,R671
2.Power change P/N C424,CB548,R642,CE21,CE23,CE20,CE500,CE502,CPOS13,CPOS500
3.Delete
C430,C349,J7,7500,C336,CB538,CB543,CB546,CB549,CPOS11,CE501,R160,R161,C340,R408,R415,R420
4. change to N/A CE24

2006/3/14 dsn0314
1. add C692 0.1uF

2006/3/14 dsn0314-1
1. add C693-C702
2.Delete L517-L520

2006/3/14 dsn0314-2
1. del C695-C702
2.add L517-L520
3.Final DSN for Layout Gerber out

2006/3/16 dsn0314-2
1. R634 N/A; R667 100ohm.
for PCI IDSEL routing

2006/3/21 dsn0321
1. R634 100ohm ; R667 N/A
2.R671 10k,R670 N/A
3. JP10 keep open,for H8 can control
SB standby power rail under S4/S5.
4.Power Modify R137, R136, and R134
over power function

2006/4/4 Ver D dsn0403
1.p/n change R416=32.4k ,R607=200K,
C316=C597=C558=C436=2200P.
2.M500=M501=18-006679-990G

2006/4/14 Ver D dsn0414
1.BOM update to 40GAB0400-D200 Modify as below
2.M500, M501 change to 18-006679-990G
3.add 31-102227-950G 2200pF K X7R 0603
C436, C316, C558, C597
4.change R416 to 30-132421-950G 32.4Kohm
5.change D10 to 20-010355-860G 1SS355TE-17 SOD-323
6.Power team modify layout change 010 to 020
C464,R413,R316,R322,R421,R422
7.Power team modify layout change 020 to 010 C672
8.del B0185110G00041

Arima Proprietary

Project Name : W830DAx		Title : HISTORY	
Size : Custom	Document Number : 40GAB0400-D000		Rev : D
Date: Friday, April 14, 2006		Sheet : 37	of 37